

SED1278
LCD Controller/Drivers

Technical Manual

Contents

OVERVIEW	9-1
FEATURES	9-1
BLOCK DIAGRAM	9-2
PACKAGE OUTLINE	9-2
PINOUT	9-3
PIN DESCRIPTION	9-4
TERMINAL CONFIGURATION	9-5
INSTRUCTION DESCRIPTION	9-6
SPECIFICATIONS	9-10
OPERATION	9-16
THE CHARACTER GENERATOR	9-21
LCD INTERFACE	9-23
MPU INTERFACE	9-30
COMPARISON WITH HD44780 BY HITACHI	9-31
APPENDIX A: CHARACTER CODES AND FONTS	9-32
APPENDIX B: PIN CONSTRUCTION	9-38

OVERVIEW

The SED1278 is a dedicated character display controller/driver which, when used with the SED1181F or the SED1681 segment drivers, is able to display up to 80 characters under 4- or 8-bit MPU control.

The internal character generator (CG) ROM has an extended 240, 5×10 pixel, character set, plus CGRAM space for an additional eight user definable 5×8 pixel characters. These memory features combined with the rich set of control instructions offer the potential for a highly flexible character display system.

The SED1278 features a guaranteed minimum LCD drive voltage of 3 V making it suitable for use with low voltage LCD panels.

FEATURES

- Interface for 4- and 8-bit MPUs
- Display RAM – 80 bytes (80 characters)
- Character generator ROM – 240 characters
 - 5×8 pixel font
- Character generator RAM – 64 bytes
 - 5×8 pixel font, 8 characters.
 - 5×10 pixel font, 4 characters.
- Number of characters used


	Duty	SED1278F	SED1181FLA	No. of characters used
One-line display	1/8, 1/11	1	0	8 columns × 1 line
			6	80 columns × 1 line
Two-line display	1/16	1	0	8 columns × 2 lines
			3	40 columns × 2 lines

- Powerful display control instructions
- LCD driver outputs
 - 40 segment driver outputs
 - 16 common driver outputs
- Low LCD drive voltage – 3 V minimum (V_{DD}–V_S)
- Dual-frame AC drive
- On-chip power-on reset
- On-chip RC oscillator
- Single 5 V operation
- Chip (SED1278D) and 80-pin QFP (SED1278F) packages


(Compatible with HD 44780 and HD 66780 by Hitachi Limited)


The SED1278 is equivalent to the HD 44780 and HD 66780 by Hitachi Limited. Before use, make sure that there is no problem for practical use. It should be noted that this is not intended to guarantee enforcement of industrial property and other rights, or to grant license for the use of this product.

BLOCK DIAGRAM



PACKAGE OUTLINE





PINOUT

Pin		Pin		Pin		Pin	
Number	Name	Number	Name	Number	Name	Number	Name
1	SEG22	21	SEG2	41	DB2	61	COM15
2	SEG21	22	SEG1	42	DB3	62	COM16
3	SEG20	23	GND	43	DB4	63	SEG40
4	SEG19	24	OSC1	44	DB5	64	SEG39
5	SEG18	25	OSC2	45	DB6	65	SEG38
6	SEG17	26	V ₁	46	DB7	66	SEG37
7	SEG16	27	V ₂	47	COM1	67	SEG36
8	SEG15	28	V ₃	48	COM2	68	SEG35
9	SEG14	29	V ₄	49	COM3	69	SEG34
10	SEG13	30	V ₅	50	COM4	70	SEG33
11	SEG12	31	LP	51	COM5	71	SEG32
12	SEG11	32	XSCL	52	COM6	72	SEG31
13	SEG10	33	V _{DD}	53	COM7	73	SEG30
14	SEG9	34	FR	54	COM8	74	SEG29
15	SEG8	35	DO	55	COM9	75	SEG28
16	SEG7	36	RS	56	COM10	76	SEG27
17	SEG6	37	R/W	57	COM11	77	SEG26
18	SEG5	38	E	58	COM12	78	SEG25
19	SEG4	39	DB0	59	COM13	79	SEG24
20	SEG3	40	DB1	60	COM14	80	SEG23

SED1278



PIN DESCRIPTION

MPU Interface

- RS** Register select signal input. Selects between the data and instruction registers during CPU access.
 RS = 0: Instruction register access cycle
 RS = 1: Data register access cycle
- R/W** This input selects between SED1278 register read and write cycles.
 R/W = 0: Register write cycle
 R/W = 1: Register read cycle
- E** Read/write execute signal input.

DB0 to DB7 TTL level data input/output lines, for connection to the system MPU data bus.

TABLE 1 The Function of the E Signal

RS	R/W	E	Operation
0	0		Instruction write cycle
0	1	1	Busy flag read cycle Address counter read cycle
1	0		DDRAM or CGRAM data write cycle
1	1	1	DDRAM or CGRAM data read cycle

LCD Panel Interface


- COM1 to COM16** Common driver outputs to the LCD panel.
- SEG1 to SEG40** Segment driver outputs to the LCD panel.
- OSC1** If the internal RC oscillator is used to generate the LCD drive signals, the feedback resistor, R_f , is connected to this pin. If an external clock source is used, the clock is connected to this pin.
- OSC2** If the internal RC oscillator is used to generate the LCD drive signals, the feedback resistor, R_f , is connected to this pin. If an external clock source is used, this pin is left open.

External Segment Driver Interface


- LP** Data latch pulse output for an external X-driver.
- XSCL** Data shift clock output for an external X-driver.
- FR** LCD AC-drive waveform for an external X-driver.
- DO** Display data output for an external X-driver.

TERMINAL CONFIGURATION


1. Input terminal configuration (1)




2. Input terminal configuration (2) With pull-up MOS resistor



3. Output terminal configuration



4. Input/Output terminal configuration



INSTRUCTION DESCRIPTION

Instruction Summary

Instruction	Code										Description	Cycle Time (max.)
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
Clear Display	0	0	0	0	0	0	0	0	0	1	Clears all display data and sets DDRAM address 0 in the address counter.	410 clocks
Return Home	0	0	0	0	0	0	0	0	1	*	Set DDRAM address 0 in the address counter. Also returns any shifted data to home. The contents of DDRAM remain unchanged.	410 clocks
Entry Mode Set	0	0	0	0	0	0	0	1	I/D	S	Specifies the direction in which the cursor moves and whether the display is to be shifted or not, when data is written to or read from memory	10 clocks
Display ON/OFF	0	0	0	0	0	0	1	D	C	B	Sets all display on/off (D) cursor on/off (C), and character blinking in the cursor position (B).	10 clocks
Cursor or Display Shift	0	0	0	0	0	1	S/C	R/L	*	*	Moves the cursor and shifts the display without changing the contents of DDRAM.	10 clocks
System Set	0	0	0	0	1	IF	N	F	*	*	Sets the interface data length (IF), number of characters to be displayed (N), and character font (F).	10 clocks
Set CGRAM Address	0	0	0	1	ACG					Set CGRAM addresses, followed by transfer of CGRAM data.	10 clocks	
Set DDRAM Address	0	0	1	ADD					Sets DDRAM address, followed by transfer of DDRAM data.	10 clocks		
Read Busy Flag and Address	0	1	BF	ACC					Reads the busy flag (BF) which indicates internal operation and the contents of the address counter.	0		
Write Data to CG or DDRAM	1	0	Write Data					Writes data to DDRAM or CGRAM.	10 clocks			
Read Data from CG or DDRAM	1	1	Read Data					Reads data from DDRAM or CGRAM.	10 clocks			

* Don't care

Write Only Instructions

Clear Display

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	0	0	0	1	01H

RS = 0

This instruction

- loads all locations in the display data (DD) RAM with 20H.
- clears the contents of the address counter to 0H.
- sets the display for zero character shift.
- sets the address counter to point to the DDRAM.
- , if the cursor is displayed, moves the cursor to the left most character in the display or, if a two line display is used, moves the cursor to the leftmost character in the top line (line 1).
- sets the address counter to increment on each access of DDRAM or CGRAM.

Cursor Home

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	0	0	1	*	02H, 03H

RS = 0

This instruction

- clears the contents of the address counter to 0H.
- sets the address counter to point to the DDRAM.
- sets the display for zero character shift.
- , if the cursor is displayed, moves the cursor to the left most character in the display or, if a two line display is used, the left most character in the top line (line 1).

Entry Mode Set

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	0	1	$\overline{I/D}$	S	04H to 07H

RS = 0

- The $\overline{I/D}$ bit selects the way in which the contents of the address counter are modified after every access to DDRAM or CGRAM.
 - $\overline{I/D} = 1$: The address counter is incremented.
 - $\overline{I/D} = 0$: The address counter is decremented.
- The S bit enables display shift, instead of cursor shift, after each write or read to the DDRAM.
 - S = 1: Display shift enabled.
 - S = 0: Cursor shift enabled.

The direction in which the display is shifted is opposite in sense to that of the cursor. For example if S = 0 and $\overline{I/D} = 1$ the cursor would shift one character to the right after an MPU write to DDRAM. However if S = 1 and $\overline{I/D} = 1$, the display would shift one character to the left and the cursor would maintain its position on the panel.

The cursor will already be shifted in the direction selected by $\overline{I/D}$ during reads of the DDRAM, irrespective of the value of S. Similarly reading and

writing the CGRAM always shifts the cursor. Note that if a two line display is used both lines will be shifted simultaneously.

Display ON/OFF

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	0	1	D	C	B	08H to 0FH

RS = 0

This instruction controls various features of the display.

- The D bit turns the entire display on or off.
 - D = 1: Display on
 - D = 0: Display off
- The C bit turns the cursor on or off.
 - C = 1: Cursor on
 - C = 0: Cursor off
- The B bit enables blinking of the character the cursor coincides with.
 - B = 1: Blinking on
 - B = 0: Blinking off

Blinking is achieved by alternating between a normal and all dark display of a character. The blinking period is set at 204800 fosc. For example if fosc = 250 kHz the cursor will blink with a period of 0.8192 seconds, or about 1.2 Hz.

Cursor/Display Shift

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	0	1	S/\overline{C}	R/\overline{L}	*	*	10H to 1FH

RS = 0

This instruction shifts the display and/or moves the cursor, on character to the left or right, regardless of a DDRAM ready/write.

- The S/\overline{C} bit selects movement of the cursor or movement of both the cursor and the display.
 - $S/\overline{C} = 1$: Shift both cursor and display
 - $S/\overline{C} = 0$: Shift cursor only
- The R/\overline{L} bit selects leftward or rightward movement of the display and/or cursor.
 - $R/\overline{L} = 1$: Shift one character right
 - $R/\overline{L} = 0$: Shift one character left

System Set

DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
0	0	1	IF	N	F	*	*	20H to 3FH

RS = 0

This instruction initializes the system, and must be the first instruction executed after power-on.

- The IF bit selects between an 8-bit or a 4-bit MPU interface.
 - IF = 1: 8-bit MPU interface using DB7 to DB0.
 - IF = 0: 4-bit MPU interface using DB7 to DB4.
- The N and F bits select the number of display lines and the corresponding duty cycle, as listed in table 2.

TABLE 2 Combinations of Display Lines and Duty Cycle

N	F	Number of Line	Duty Ratio	Common Output Signal	Non-Selected Common Output Signal
0	0	1 line	1/8	COM1 to COM8	COM9 to COM16
0	1	1 line	1/11	COM1 to COM11	COM12 to COM16
1	*	2 lines	1/16	COM1 to COM16	—

Set CGRAM Address

DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

0	1	ACR	40H to 7FH
---	---	-----	------------

RS = 0

This instruction

1. loads a new 6-bit address into the address counter.
 2. sets the address counter to address CGRAM.
- Once “Set CGRAM Address” has been executed, the contents of the address counter will be automatically modified after every access of CGRAM, as determined by the “Entry Mode Set” instruction.

If the “Set CGRAM Address” instruction is issued by the system MPU while the display is enabled, and if either the cursor is on or blink is on, pseudo-cursor or pseudo-blink appears. To prevent this, turn both the cursor and display blink off before loading a new CGRAM address. The active width of the address counter, when it is addressing CGRAM, is 6-bits so the counter will wrap around to 00H from 3FH if more than 64 bytes of data are written to CGRAM.

Set DDRAM Address

DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

1	ADD
---	-----

RS = 0

- 80H to CFH ... 1 line
- 80H to A7H line 1 ... 2 line
- C0H to E7H line 2 ... 2 line

This instruction

1. loads a new 7-bit address into the address counter.
 2. sets the address counter to point to the DDRAM.
- Once the “Set DDRAM Address” instruction has been executed, the contents of the address counter will be automatically modified after each access of DDRAM, as selected by the “Entry Mode Set” instruction. The SED1278 has only 80 DDRAM locations. The valid address spaces for various display configurations are listed in table 3.

TABLE 3 Valid CGRAM Address Ranges

Number of Lines	Characters	ADR
1-line	80	00H to 4FH
2-line	1st line	00H to 27H
	2nd line	40H to 67H

Write Data

DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

DATA

RS = 1

This instruction writes the data in DB7 to DB0 into either the CGRAM or the DDRAM. The RAM space (CG or DD), and the address in that space, that is accessed depends on whether a “Set CGRAM Address” or a “Set DDRAM Address” instruction was last executed, and on the parameters of that instruction.

The contents of the address counter will be automatically modified after each “Write Data”, as determined by “Entry Mode Set”. When data is written to the CGRAM, the DB7, DB6 and DB5 bits are not displayed directly as characters.

Read Only Instructions

Read Busy Flag/Address Counter

DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

BF	Acc
----	-----

RS = 1

Reading the instruction register yields the current value of the address counter and the busy flag. This instruction must be executed prior to any other instructions.

- ACC, the address counter value, will point to a location in either CGRAM or DDRAM, depending on the type of “Set RAM Address” instruction last sent. In “Busy Flag Check” immediately after executing “RAM Address Set” instruction, a valid address counter value can be read 5 clock cycles after the busy flag (BF) goes low. In “Busy Flag Check” immediately after executing “Write Data” instruction, a valid address counter value can be ready as soon as BF goes low.
- The BF bit shows the status of the busy flag.
 - BF = 1: SED1278 busy.
 - BF = 0: SED1278 ready for next instruction.

Read Data

DB7 DB6 DB5 DB4 DB3 DB2 DB1 DB0

DATA

RS = 1

This instruction reads data from either CGRAM or DDRAM, depending on the type of “Set RAM Address” instructions last sent. The address in that space depends on the “Set RAM Address” instructions parameters. Immediately before executing “Read Data”, “Set CGRAM Address” or “Set DDRAM Address” must be executed.

The contents of the address counter are modified after each “Read Data”, as determined by “Entry Mode Set”. Display shift is not executed, independently of “Entry Mode Set”.

SPECIFICATIONS

Absolute Maximum Ratings

Parameter	Symbol	Rating	Unit
Supply voltage (1)	V _{DD}	-3 to +7.0	V
Supply voltage (2)*	V ₁ to V ₅	-0.3 to V _{DD} +0.3	V
Input voltage	V _{IN}	-0.3 to V _{DD} +0.3	V
Operating temperature	T _{opr}	-20 to +75	°C
Storage temperature	T _{stg}	-65 to +150	°C
Soldering temperature × time**	T _{sol}	260, 10	°C, s
Power dissipation	P _D	300	mW

- Notes:
1. V_{DD} > V₁ > V₂ > V₃ > V₄ > V₅ > V_{SS}
 2. A flat package product can become less resistant to moisture if exposed to extreme temperatures. When mounting this package on a printed circuit board, use a soldering technique which avoids excessive thermal loading of the package resin.
 3. All voltages assume V_{SS} = 0 V.


DC Characteristics

(V_{DD} = 5.0 V ± 10%, V_{SS} = 0 V, T_a = -20 to +75°C)

Parameter	Symbol	Condition	Rating			Unit	Applicable Pins
			min	typ	max		
"H" level input voltage (1) (TTL)	V _{IH1}		2.0	—	V _{DD}	V	DB0 to DB7, RS, R/W, E
"L" level input voltage (1) (TTL)	V _{IL1}		V _{SS}	—	0.8	V	
"H" level input voltage (2) (CMOS)	V _{IH2}		V _{DD} -1.0	—	V _{DD}	V	OSC1
"L" level input voltage (2) (CMOS)	V _{IL2}		V _{SS}	—	1.0	V	
"H" level output voltage (1) (TTL)	V _{OH1}	-I _{OH} = 0.205 mA	2.4	—	—	V	DB0 to DB7
"L" level output voltage (1) (TTL)	V _{OL1}	I _{OL} = 1.6 mA	—	—	0.4	V	
"H" level output voltage (2) (CMOS)	V _{OH2}	-I _{OH} = 0.04 mA	0.9V _{DD}	—	—	V	XSCL, LP, DO
"L" level output voltage (2) (CMOS)	V _{OL2}	I _{OL} = 0.04 mA	—	—	0.1V _{DD}	V	
Driver-on resistor (COM)	R _{COM}	V _{COM} -V _n = 0.5 V	—	2	10	kΩ	COM1 to COM16
Driver-on resistor (SEG)	R _{SEG}	V _{SEG} -V _n = 0.5 V	—	2.5	10	kΩ	SEG1 to SEG40
I/O leakage current	I _{IL}	V _{IN} = 0 to V _{DD}	—	—	1	μA	
Pull-up MOS current	-I _P	V _{DD} = 5 V	50	125	250	μA	DB0 to CB7, RS, R/W
Supply current	I _{OP}	R _f oscillation, from external clock V _{DD} = 5 V, f _{OSC} = f _{CP} = 270 kHz	—	0.5	0.8	mA	V _{DD}

AC Characteristics


- MPU write cycle timing (write to SED1278)



(VDD = 5.0 V ± 10%, VSS = 0 V, Ta = -20 to 70°C)

Parameter	Symbol	Condition	Rating		Unit
			min	max	
Enable cycle time	t_{cycE}		500	—	ns
Enable “H” level pulsewidth	t_{WEH}		220	—	ns
Enable rise/fall time	t_{rE}, t_{fE}		—	25	ns
RS, $\overline{R/W}$ setup time	t_{AS}		40	—	ns
RS, $\overline{R/W}$ address hold time	t_{AH}		10	—	ns
Data setup time	t_{DS}		60	—	ns
Write data hold time	t_{DH}		10	—	ns

- MPU read cycle timing (read from SED1278)




SED1278

(VDD = 5.0 V ± 10%, VSS = 0 V, Ta = -20 to 75°C)

Parameter	Symbol	Condition	Rating		Unit
			min	max	
Enable cycle time	t _{cycE}		500	—	ns
Enable “H” level pulsewidth	t _{WEH}		220	—	ns
Enable rise/fall time	t _{rE} , t _{fE}		—	25	ns
RS, R/W setup time	t _{AS}		40	—	ns
RS, R/W address hold time	t _{AH}		10	—	ns
Read data setup time	t _{RD}	CL = 100 pF	—	120	ns
Read data hold time	t _{DHR}		20	—	ns


• External segment driver signal timing



(VDD = 5.0 V ± 10%, VSS = 0 V, Ta = -20 to 70°C)

Parameter	Symbol	Condition	Rating		Unit
			min	max	
Clock pulsewidth: High level	twCLH		0.8/2fosc	—	ns
Clock pulsewidth: Low level	twCLL		0.8/2fosc	—	ns
Latch pulse setup time	tdSLP		0.7/2fosc	—	ns
Data setup time	toSX		0.7/2fosc	—	ns
Data hold time	tdHX		0.7/2fosc	—	ns
FR delay	tDFR		-1000	1000	ns

• Power-on reset timing




LCD Drive Voltages

Pin	Duty 1/8 or 1/11	Duty 1/16
V1	3/4 (V _{DD} - V ₅)	4/5 (V _{DD} - V ₅)
V2	2/4 (V _{DD} - V ₅)	3/5 (V _{DD} - V ₅)
V3	2/4 (V _{DD} - V ₅)	2/5 (V _{DD} - V ₅)
V4	1/4 (V _{DD} - V ₅)	1/5 (V _{DD} - V ₅)
V5	V ₅	V ₅

Mechanical Specifications


SED1278F Package Dimensions



SED1278

SED1278D Package Dimensions

Chip size: 4.50 mm × 3.67 mm
Chip thickness: 400 μm
Pad size: 109 μm × 109 μm
Pad pitch: 182 μm



Pad		X (μm)	Y (μm)	Pad		X (μm)	Y (μm)
Number	Name			Number	Name		
1	SEG22	2087	1671	41	DB2	-2087	-1671
2	SEG21	1905	1671	42	DB3	-1905	-1671
3	SEG20	1723	1671	43	DB4	-1723	-1671
4	SEG19	1541	1671	44	DB5	-1541	-1671
5	SEG18	1359	1671	45	DB6	-1359	-1671
6	SEG17	1177	1671	46	DB7	-1177	-1671
7	SEG16	995	1671	47	COM1	-995	-1671
8	SEG15	814	1671	48	COM2	-814	-1671
9	SEG14	633	1671	49	COM3	-633	-1671
10	SEG13	452	1671	50	COM4	-452	-1671
11	SEG12	272	1671	51	COM5	-272	-1671
12	SEG11	91	1671	52	COM6	-91	-1671
13	SEG10	-91	1671	53	COM7	91	-1671
14	SEG9	-272	1671	54	COM8	272	-1671
15	SEG8	-452	1671	55	COM9	452	-1671
16	SEG7	-633	1671	56	COM10	633	-1671
17	SEG6	-814	1671	57	COM11	814	-1671
18	SEG5	-995	1671	58	COM12	995	-1671
19	SEG4	-1177	1671	59	COM13	1177	-1671
20	SEG3	-1359	1671	60	COM14	1359	-1671
21	SEG2	-1541	1671	61	COM15	1541	-1671
22	SEG1	-1723	1671	62	COM16	1723	-1671
23	GND	-1905	1671	63	SEG40	1905	-1671
24	OSC1	-2087	1671	64	SEG39	2087	-1671
25	OSC2	-2087	1365	65	SEG38	2087	-1365
26	V ₁	-2087	1183	66	SEG37	2087	-1183
27	V ₂	-2087	1001	67	SEG36	2087	-1001
28	V ₃	-2087	819	68	SEG35	2087	-819
29	V ₄	-2087	637	69	SEG34	2087	-637
30	V ₅	-2087	455	70	SEG33	2087	-455
31	LP	-2087	273	71	SEG32	2087	-273
32	XSCL	-2087	91	72	SEG31	2087	-91
33	V _{DD}	-2087	-91	73	SEG30	2087	91
34	FR	-2087	-273	74	SEG29	2087	273
35	DO	-2087	-455	75	SEG28	2087	455
36	RS	-2087	-637	76	SEG27	2087	637
37	R \overline{W}	-2087	-819	77	SEG26	2087	819
38	E	-2087	-1001	78	SEG25	2087	1001
39	DB0	-2087	-1183	79	SEG24	2087	1183
40	DB1	-2087	-1365	80	SEG23	2087	1365

OPERATION

The Busy Flag

The SED1278 takes between 10 and 410 clock cycles to execute instructions. During that period additional instructions should not be issued. The device is provided with a busy flag to let the user check the internal state of the chip. BF should be 0 before another instruction is issued.

If the busy flag is not checked between instructions the user must arrange for a guaranteed delay of more than the instruction execution time, before issuing the next instruction.

4-Bit MPU Interface

If a “System Set” instruction is issued with bit 4 set to 0, then the SED1278 will operate with a 4-bit MPU data bus interface.

If a 4-bit interface is used, the 8-bit instructions are written nibble by nibble; the high-order nibble being written first, followed by the low-order nibble. It is not necessary to check the busy flag between writing separate nibbles of individual instructions.

Reading the Busy Flag/Address Counter yields the high-order nibble first, followed by the low-order nibble.

System Initialization

Power-on reset

Although the SED1278 has no external reset input, it will automatically reset on system power-on. The sequence starts once $V_{DD} < 4.5\text{ V}$.

While the SED1278 is resetting the busy flag is set to 1. The reset takes about 3,750 clock cycles. For example if $f_{OSC} = 250\text{ kHz}$, the reset sequence takes about 30 ms.


Reset places the SED1278 in a state where


- the display is clear.
- the system configuration corresponds to
 - IF = 1: 8-bit MPU interface
 - N = 0: 1-line display
 - F = 0: 1/8 duty cycle
- the display configuration corresponds to
 - D = 0: Display off
 - C = 0: Cursor off
 - B = 0: Blink off
- the entry mode is set to
 - I/D = 1: Increment
 - S = 1: No display shift

Software initialization


Initialization during power-on reset involves several unstable factors related to power-supply output fluctuations. For this reason it is strongly recommended that a software initialization sequence is followed.


- Software Initialization (8-bit MPU bus, fOSC = 250 kHz)





• Software Initialization (4-bit MPU bus, fosc = 250 kHz)





THE CHARACTER GENERATOR

Character Generator ROM (CGROM)

The SED1278 contains a 240 character, masked CGROM. Each character is 5×10 pixels, for 1/11 duty cycle compatibility. Refer to Appendix A for available codes and their corresponding fonts.

Because the CGROM is masked, customers may arrange to have their own CGROM masks made.

A custom mask allows the user to have

- their own character set.
- a character set of up to 256 characters.

Please contact the SEIKO EPSON Marketing Department for further information.

If a custom CGROM is used, two things should be noted.

1. The “Clear Display” instruction relies on the character whose code is 20H being a blank.
2. If more than 240 ROMed characters are specified, then the number of CGRAM characters available is correspondingly reduced. The physical RAM space is still available, and is available for use as memory, however it will no longer have an associated character code.
3. The character ROM implemented in a particular chip is indicated by a two character suffix attached to the device number, for example SED1278F0A.

Character Generator RAM (CGRAM)

The SED1278 has 64 bytes of CGRAM, allowing the user to program up to 8 characters.

5×8 pixel font (1/8 or 1/16 duty cycle)

The maximum character height is 8 pixels, however if a cursor is used row 7 should be all zeros. 8 such characters are available to the user.

The CGRAM address is made up of the following components.

- The least significant three bits, a2 to a0, specify the row number of the character data.
- Bits a5 to a3 are made up of the least significant three bits of the character code.
- The most significant bit, a7, is ignored.

Figure 1 shows an example 5×8 pixel font.

CGRAM address						CGRAM data (Character pattern)							
A5	A0	DB7	DB0
0	0	0	0	0	0	*	*	*	0	0	0	0	1
0	0	0	0	0	1	*	*	*	0	0	0	0	1
0	0	0	0	1	0	*	*	*	0	1	0	0	1
0	0	0	0	1	1	*	*	*	1	1	1	1	1
0	0	0	1	0	0	*	*	*	0	1	0	0	0
0	0	0	1	0	1	*	*	*	0	0	0	0	0
0	0	0	1	1	0	*	*	*	0	0	0	0	0
0	0	0	1	1	1	*	*	*	0	0	0	0	0

Figure 1 A 5×8 Pixel Font

5×11 pixel font (1/11 duty cycle)

The maximum character height is 11 pixels, however if a cursor is used row 10 must be left blank.

The SED1278 requires that, although the maximum character height is 11 rows, each character is allocated 16 rows (bytes) of address space. The last five bytes are ignored.

The CGRAM address is made up of the following components.

- The least significant 4 bits, a3 to a0, specify the row number of the character data.
 - Bits a5 and a4 correspond to bits 2 and 3, respectively, of the character code.
 - The most significant bit, a7, is ignored.
- Figure 2 shows an example 5×11 pixel font.

CGRAM address						CGRAM data							
A5	A0	DB7	DB0
0	0	0	0	0	0	*	*	*	0	0	0	0	1
0	0	0	0	0	1	*	*	*	0	0	0	0	1
0	0	0	0	1	0	*	*	*	0	0	0	0	1
0	0	0	0	1	1	*	*	*	0	0	1	0	1
0	0	0	1	0	0	*	*	*	0	1	0	0	1
0	0	0	1	0	1	*	*	*	1	1	1	1	1
0	0	0	1	1	0	*	*	*	0	1	0	0	0
0	0	0	1	1	1	*	*	*	0	0	1	0	0
0	0	1	0	0	0	*	*	*	0	0	0	0	0
0	0	1	0	0	1	*	*	*	0	0	0	0	0
0	0	1	0	1	0	*	*	*	0	0	0	0	0
0	0	1	0	1	1	*	*	*	*	*	*	*	*
0	0	1	1	0	0	*	*	*	*	*	*	*	*
0	0	1	1	0	1	*	*	*	*	*	*	*	*
0	0	1	1	1	0	*	*	*	*	*	*	*	*
0	0	1	1	1	1	*	*	*	*	*	*	*	*

Figure 2 A 5×11 Pixel Font

LCD INTERFACE

LCD Drive Voltages

The SED1278 generates segment and common drive signals using the voltages supplied to pins V1, V2, V3, V4 and V5. The voltage levels at these pins depend on the duty cycle of the display. The specifications of these voltages.

The simplest way of producing these voltages is to use a resistive dividing network.

Figures 3 and 4 show examples of networks for 1/8, or 1/11, and 1/16 duty cycles respectively.




Figure 3 LCD Drive Voltage Network – 1/8 or 1/11 Duty Cycle




Figure 4 LCD Drive Voltage Network – 1/16 Duty Cycle

- Notes:
1. V5 is set using a potentiometer and $(V_{DD}-V_{SS})$.
 2. The power supply to the SED1278 should be bypassed with a capacitor, Co, of at least 0.1 μF placed as close to the chip as possible.

LCD Drive Signal Waveforms

The segment and common drive waveforms generated by the SED1278, for various duty cycle ratios, are shown in figures 5, 6 and 7.




Figure 5 1/8 Duty Cycle Drive Waveforms




Figure 6 1/11 Duty Cycle Drive Waveforms





Figure 7 1/16 Duty Cycle Drive Waveforms

LCD Interface Configurations


The SED1278 has 16 common and 40 segment drive outputs, enabling the chip to drive up to 16 characters by itself. The drive capability can be expanded to 80 characters, by using SED1181FLA external segment drivers.

- 1 line
- 8 characters
- 5×7 pixels + cursor
- 1/8 duty cycle
- System set: N = 0, F = 0




SED1278


- 1 line
- 8 characters
- 5×10 pixels + cursor
- 1/11 duty cycle
- System set: N = 0, F = 1




- 1 line
- 20 characters
- 5×7 pixels + cursor
- 1/8 duty cycle
- System set: N = 0, F = 0



- 1 line
- 80 characters
- 5×7 pixels + cursor
- 1/8 duty cycle
- System set: N = 0, F = 0




- 2 line
- 8 characters
- 5×7 pixels + cursor
- 1/16 duty cycle
- System set: N = 1, F = don't care




SED1278

- 2 line
- 20 characters
- 5×7 pixels + cursor
- 1/16 duty cycle
- System set: N = 1, F = don't care



- 2 line
- 40 characters
- 5×7 pixels + cursor
- 16 duty cycle
- System set: N = 1, F = don't care



MPU INTERFACE

The SED1278 has selectable 8- or 4-bit MPU interface. An example of a typical 8-bit MPU interface is shown figure 8.




Figure 8 Interfacing the SED1278 to the Zilog Z80®

COMPARISON WITH HD44780 BY HITACHI

Item	HD44780 (Hitachi)	SED1278
Data display RAM	80 bytes	←
Character generator ROM Character font	192 types 5 × 7: 160 types 5 × 10: 32 types	240 types 5 × 10: 240 types
Character generator RAM	64 bytes	←
LCD drive output	16 common driver outputs 40 segment drive outputs	←
Character font (with cursor)	5 × 8 dots (1/8 and 1/16 duty) 5 × 11 dots (1/1 duty)	←
Conversion to duty	1/8, 1/11, 1/16	←
LCD drive voltage (V _{DD} -V ₅)	Max. 13.5 V Min. 4.6 V	Max. 1 V _{DD} Min. 3 V
LCD drive waveform	Waveform A (Single frame AC drive)	Waveform D (Dual frame AC drive)
E pulse width	450 nsec	220 nsec
Timing to change the address counter subsequent to CGRAM and DDRAM data writing and reading	The contents of address counter are determined 1.5 clock after release of busy state (6 microseconds at fosc = 250 kHz).	The contents of address counter are determined immediately after release of busy state.
No. of instructions	11	←
Reset terminal	Not provided	←
Chip selector terminal	Not provided	←
Power-on reset terminal	Provided	←
Extension segment driver	Hitachi HD44100: 40 outputs SED1181FLA: 64 outputs	←
Package	80-pin plastic flat package	←
Pin layout		Pin compatible

APPENDIX A: CHARACTER CODES AND FONTS

SED1278F0A/SED1278D0A

		Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)																	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)	0	CG RAM (1)			0	a	P	`	ƒ					—	ƒ	ƒ	o	p	
	1	CG RAM (2)		!	1	A	Q	a	q					=	ƒ	ƒ	ƒ	o	q
	2	CG RAM (3)		"	2	B	R	b	r					ƒ	ƒ	ƒ	ƒ	p	o
	3	CG RAM (4)		#	3	O	S	o	s					ƒ	ƒ	ƒ	ƒ	e	o
	4	CG RAM (5)		\$	4	D	T	d	t					ƒ	ƒ	ƒ	ƒ	ƒ	o
	5	CG RAM (6)		%	5	E	U	e	u					=	ƒ	ƒ	ƒ	ƒ	o
	6	CG RAM (7)		&	6	F	V	v	v					ƒ	ƒ	ƒ	ƒ	ƒ	o
	7	CG RAM (8)		'	7	G	W	w	w					ƒ	ƒ	ƒ	ƒ	ƒ	o
	8	CG RAM (1)		(8	H	X	h	x					ƒ	ƒ	ƒ	ƒ	ƒ	o
	9	CG RAM (2))	9	I	Y	y	y					o	ƒ	ƒ	ƒ	ƒ	o
	A	CG RAM (3)		*	:	J	Z	j	z					ƒ	ƒ	ƒ	ƒ	ƒ	o
	B	CG RAM (4)		+	;	K	ƒ	k	ƒ					ƒ	ƒ	ƒ	ƒ	ƒ	o
	C	CG RAM (5)		,	<	L	ƒ	l	ƒ					ƒ	ƒ	ƒ	ƒ	ƒ	o
	D	CG RAM (6)		—	=	M	ƒ	m	ƒ					ƒ	ƒ	ƒ	ƒ	ƒ	o
	E	CG RAM (7)		.	>	N	ƒ	n	ƒ					ƒ	ƒ	ƒ	ƒ	ƒ	o
	F	CG RAM (8)		/	?	0	_	o	ƒ					ƒ	ƒ	ƒ	ƒ	ƒ	o

SED1278F0B/SED1278D0B

		Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)	0	CG RAM (1)	±		0	P	'	P	5	é	á	'	r	W	B	T	
	1	CG RAM (2)	≡	!	1	A	Q	a	q	0	æ	í	'	J	t	y	U
	2	CG RAM (3)	7	"	2	B	R	b	r	é	É	ó	'	w	9	8	X
	3	CG RAM (4)	¿	#	3	D	S	s	á	á	ó	'	r	7	9	e	q
	4	CG RAM (5)	¿	\$	4	D	T	t	á	á	ó	'	r	4	r	Z	o
	5	CG RAM (6)	¿	%	5	E	U	u	á	á	ó	'	r	4	n	7	
	6	CG RAM (7)	¿	&	6	F	V	v	á	á	ó	'	r	4	o	o	P
	7	CG RAM (8)	¿	'	7	G	W	w	á	á	ó	'	r	X	+	A	U
	8	CG RAM (1)	¿	(8	H	X	x	á	á	ó	'	r	+	+	z	K
	9	CG RAM (2)	¿)	9	I	Y	y	á	á	ó	'	r	+	+	z	L
	A	CG RAM (3)	¿	*	*	J	Z	z	á	á	ó	'	r	+	+	z	P
	B	CG RAM (4)	¿	+	+	K	K	á	á	ó	'	r	+	+	+	+	V
	C	CG RAM (5)	¿	,	,	L	L	á	á	ó	'	r	+	+	+	+	Z
	D	CG RAM (6)	¿	-	-	M	M	á	á	ó	'	r	+	+	+	+	W
	E	CG RAM (7)	¿	.	.	N	N	á	á	ó	'	r	+	+	+	+	P
	F	CG RAM (8)	¿	/	/	O	O	á	á	ó	'	r	+	+	+	+	Q

SED1278

		Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)																	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F		
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)	0	CG RAM (1)			0	0	F		P					e	e	e	l	k	
	1	CG RAM (2)		!	1	0	a	a	a					0	a	e	0	a	
	2	CG RAM (3)		"	2	B	r	b	r					e	e	0	i	e	a
	3	CG RAM (4)		#	3	0	5	0	s					a	0	0	1	1	1
	4	CG RAM (5)		\$	4	0	T	t	t					a	0	1	1	1	#
	5	CG RAM (6)		%	5	E	U	e	u					a	0	A		0	t
	6	CG RAM (7)		&	6	F	V	v	v					'	0	a		0	t
	7	CG RAM (8)		'	7	G	w	e	w					K	0	0	0	e	t
	8	CG RAM (1)		(8	H	X	h	x					e	9	2	3	0	t
	9	CG RAM (2))	9	I	Y	i	y					e	4	3	Y	0	0
	A	CG RAM (3)		*	:	J	Z	j	z					e	0	0	A	0	e
	B	CG RAM (4)		+	;	K	K	k	k					i	3	4	i	0	e
	C	CG RAM (5)		,	<	L	L	l	l					i	0	4	A	0	t
	D	CG RAM (6)		-	=	M	M	m	m					i	A	1	0	e	+
	E	CG RAM (7)		.	>	N	N	n	n					A	e	1	9	e	
	F	CG RAM (8)		/	?	0	_	0	+					K	3	1	0	3	0

SED1278F0E/SED1278D0E

		Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)	0	CG RAM (1)			0	P	'	P				#	e	A	N	V	
	1	CG RAM (2)	!	1	A	a	a					0	a	1	v	a	v
	2	CG RAM (3)	"	2	R	b	r					e	R	d	b	r	a
	3	CG RAM (4)	#	3	O	S	s					a	o	s	'	s	n
	4	CG RAM (5)	\$	4	D	T	t					a	d	T	t	'	t
	5	CG RAM (6)	%	5	E	U	u					a	o	N	'	o	t
	6	CG RAM (7)	&	6	F	V	v					'	o	a	'	N	N
	7	CG RAM (8)	'	7	G	W	w					N	o	e	P	a	N
	8	CG RAM (1)	(8	H	X	x					e	s	'	w	s	k
	9	CG RAM (2))	9	I	Y	y					e	s	'	o	o	o
	A	CG RAM (3)	*	A	J	Z	z					e	o	#	'	'	e
	B	CG RAM (4)	+	B	K	Z	z					i	e	'	'	'	'
	C	CG RAM (5)	,	C	L	N	n					i	'	'	'	'	'
	D	CG RAM (6)	-	D	M	N	n					i	'	'	'	'	'
	E	CG RAM (7)	.	E	N	N	n					A	e	'	'	'	'
	F	CG RAM (8)	/	F	O	L	o					N	'	'	'	'	'

SED1278

		Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)	0	CG RAM (1)			0	0	F	'	P			7	e	a	a	0	i
	1	CG RAM (2)		!	1	0	a	a	a			0	a	1	a	0	!
	2	CG RAM (3)		"	2	B	R	b	r			e	E	0	a	0	F
	3	CG RAM (4)		#	3	0	5	0	s			a	0	0	7	4	4
	4	CG RAM (5)		\$	4	0	T	t	t			a	0	0	0	4	"
	5	CG RAM (6)		%	5	E	U	e	u			a	0	A	'	0	*
	6	CG RAM (7)		&	6	F	V	v	v			'	0	a	'	0	4
	7	CG RAM (8)		'	7	G	W	w	w			K	0	E	K	E	4
	8	CG RAM (1)		(8	H	X	h	x			e	9	2	u	a	H
	9	CG RAM (2))	9	I	Y	y	y			e	4	7	A	0	7
	A	CG RAM (3)		*	:	J	Z	z	z			e	0	#	L	,	e
	B	CG RAM (4)		+	:	K	K	((i	u	4	1	0	5
	C	CG RAM (5)		,	<	L	N	l	"			i	0	4	5	0	*
	D	CG RAM (6)		-	=	M	I	n)			i	1	1	0	6	4
	E	CG RAM (7)		.	>	N	n	n	÷			A	E	↑	1	2	1
	F	CG RAM (8)		/	?	0	L	o	÷			E	5	↓	1	3	0

SED1278F0H/SED1278D0H


		Higher 4-bit (D4 to D7) of Character Code (Hexadecimal)															
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
Lower 4-bit (D0 to D3) of Character Code (Hexadecimal)	0	CG RAM (1)			0	0	P	'	P			E	0	4	.	A	K
	1	CG RAM (2)		!	1	A	0	a	a			7	A	u	.	U	K
	2	CG RAM (3)		"	2	B	R	b	r			E	E	u	.	U	K
	3	CG RAM (4)		#	3	O	S	s	s			#	B	u	.	A	K
	4	CG RAM (5)		\$	4	D	T	t	t			3	r	u	.	U	K
	5	CG RAM (6)		%	5	E	U	e	u			K	e	u	.	U	K
	6	CG RAM (7)		&	6	F	V	v	v			K	w	.	U	K	
	7	CG RAM (8)		'	7	G	W	w	w			J	B	A	I	'	E
	8	CG RAM (1)		(8	H	X	x	x			7	w	.	U	K	
	9	CG RAM (2))	9	I	Y	y	y			Y	u	.	U	K	
	A	CG RAM (3)		*	:	J	Z	z	z			0	k	.	U	K	
	B	CG RAM (4)		+	;	K	K	k	k			4	u	.	U	K	
	C	CG RAM (5)		,	<	L	L	l	l			u	w	.	U	K	
	D	CG RAM (6)		-	=	M	M	m	m			b	w	.	U	K	
	E	CG RAM (7)		.	>	N	N	n	n			b	m	.	U	K	
	F	CG RAM (8)		/	?	0	_	o	e			3	r	.	U	K	

SED1278

APPENDIX B: PIN CONSTRUCTION


Input Pin Type 1

- E
- OSC1




Input Pin Type 2

- RS
- R/W



Output Pin

- OSC2
- XSCL, LP, FR, DO



I/O Pin

- DB0 to DB7

